Analog and Digital VLSI Design Lab Instructor for Undergraduate Course, BITS Pilani, Department of Electrical and Electronics Engineering, 2018Conducted Sessions on design and simulation of 2-stage compensated Op-Amps in Cadence Virtuoso.Share on Twitter Facebook LinkedIn Previous Next
